![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjy6SaguKNTrFPb66Za3YObXZHT2bt9h7BYwC7_UL4NKUjjl2zr26u6YGwBV-yaQAUAw4NGLhs8kRn1zFNXKf0u3NiOmC0SZ43Lw4_NGIiqsNBkwswE5pyeu2KfdqnJbh73ZE6xd7sY-pQ/s400/00.gif)
65-nm devices are said to offer lowest power consumption available
The third-generation low-cost 65-nm LatticeECP3 FPGA family offers multiprotocol 3.2-G SerDes with XAUI jitter compliance, DDR3 memory interfaces, and DSP capabilities. The devices have 17-K to 149-K logic elements and are said to take 85% less static power and 50% less dynamic power than equivalent Virtex and Stratix parts
No comments:
Post a Comment